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ABSTRACT
This document presents a design for a single chip implementation of a
Reed-Salomon encoder. The code used is the NASA and BSA (Suropaan Space 	 ,M
Agency) standard (255, 223) code. The architecture that leads to this
single VLSI chip design sakes use of a bit-serial finite field multiplica-
tion algorithm due to B. R. Berlekamp.
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1. INTRODUCTION
A concatenated coding system consisting of a convolutional inner code and
a Reed-Solomon outer code has been adopted as a guideline for future space
missions by both the European Space Agency (ESA) and NASA [1]. The convolu-
tional inner-code is the same (7, 1/2) code used by the Voyager project. The
outer Reed-Solomon code is a (255, 223) block code on 8-bit symbols and i t. is
capable of correcting up to 16 symbol errors. The performance of such
schemes is investigated in [2] where it is shown that this concatenated
channel provides a coding gain of almost 2 dB over the convolutional-only
channel at a decoded bit error rate of 10-5. Hardware simulations of the
concatenated channel were reported in [3]. One of the benefits of con-
catenated coding, and one of the main motivations for its acceptance as a
standard system, is that it provides for a nearly error free communications
link at fairly low power levels. This means that source data compression
techniques[41 can be used to help increase channel throughput without a
substantial change in overall error rate.
It is the purpose of this report to present a design for a single chip
encoder for the outer Reed-Solomon code. This encoder would represent a con-
siderable space, weight, and power savings over the smallest encoder (about 30
chips) currently available.
6
A Reed-Solomon encoder is basically a circuit that performs polynomial
division in a finite field. Such circuits are well known [5] and their
implementation is straightforward. The major problem in designing a small
1
encoder is the large quantity of hardware that is necessary to perform the
finite field multiplications. A conventional encoder as described in [5] for
the (255, 223) code requires 32 finite field multipliers. These multiplier s
are usually implemented as either full parallel multipliers or table look-up
multipliers. The use of either of these multiplication algorithms would
prohibit the implementation of the encoder on a single medium density VLSI
chip.
Fortunately, E. R. Berlekamp has developed a aerial algorithm for this
finite field multiplication [6]. This multiplication algorithm has enabled
the design of a workable VLSI architecture consistinT oe only about 3,000
transistors.
Section II of this report contains a brief overview of Reed-Solomon
coding and some important concepts of finite field arithmetic. Berlekamp's
multiplication algorithm is described in section III and an example is ￿ orked
in section IV. The architecture for the (255, 223) Reed-Solomon encoder is
developed in section V with the actual layout shown in appendix C.
II. A REVIEW OF REED-SOLOMON CODES
It is assumed in this section and in section III that the reader is
familiar with the basics of finite field theory. The necessary material may
be found in [7].
2
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Let GF ( 2m) be the finite field with 2m elements. A Reed-Solomon (RS)
codeword is a sequence of elements ( called RS symbols) in GF(2m). This se-
quence can be considered to be the coefficients of a polynomial. Hence, an
RS codeword may be represented as
i
1
R
n-1
(x) = E cixi
	 (1)
i=0
where c i E GF ( 2m), and x is an indeterminant.
The parameters of an RS code are summarized as follows:
m = number of bits per symbol
n = 2m-1 = the length of a codeword in symbols
t = maximum number of error symbols that can be corrected
d = 2t+1 = design distance
2t = number of check symbols
k = n-2t = number of information symbols
In the NASA-ESA Standard RS code, m=8, n=255, W6, d =33, 2t=32, and k=223.
This code is kz,^wn as a (255, 223) RS code.
3
The generator polynomial of an RS code is defined by
b+2t-1
	
2t
g(x) =	 (x - y j ) = AE gixi	(2)
=b	 i=o
	
where b is a nonnegative integer, usually chosen ti be 1, and y is a primitive	 .
element in GF(2m). In order to reduce the complexity of the encoder it is 	 -
desirable to make the coefficients of g(x) symmetric so that g(x) _
x-d- 1 g(1 /x). To accomplish this b must be chosen to satisfy 2b+d-2 = 2m-1.
Thus for the standard RS code, b=112.
Let I(x) = c 2tx2t + a2t+1x2t+1 + ... + on-1xn-1 and
P(x) = a  + c l x + ... + c2t-1x2t-1 be the information polynomial and the :.::oak
polynomial, respectively. Then the encoded RS code polynomial is represented
by
C(x) = I(x) + P(x).
	 (3)
To be an RS codeword, C(x) must be also a multiple of g(x). That is,
C(x) = q ( x )S( x ).	 (4)
An RS encoder must find P(x) in sq. (3) such that 9q. (4) is true. It does
this by dividing I(x) by g(x). The division algorithm yields
4
I(x) - q(x)g(x) + r(x),
	 (5)
where r(x) is a remainder polynomial of degree less than 32. If r(x) _ -P(x),
then by eq. (5)
q(x)g(x) a I(x) - r(x) s I(x) + P(x) = c(x).	 (6)
Since the field GF(2m) has characteristic two, -P(x) : P(x) so that r(x)
P(x) and the operation of encoding is seen to consist of determining the
remainder polynomial r(x) = P(x).
Figure  1 shows the 3trueture of a t-error correcting RS encoder over
GF(22 ). In Fig. 1, R i (0 S, i S 2t-1) and Q are m-bit shift registers.
Initially all these registers are _,t to zero, and both switches (controlled
by the signal SL) are set to position A.
The information symbols on-1,..., 02t are fed into the division circuit
of the encoder and are also transmitted out of the encoder one-by-one. The
quotient ooefficienta are generated and loaded into the Q register sequential-
ly. The remainder coefficients are computed successively. Immediately after
c 2 is fed to the circuit, both switches are not to position B. At the very
same moment c2t-1 is computed and transmitted. Simultaneously, c i is being
computed and loaded into register R i
 for each i. Next c 2t-2 , ..., e0 are
transmitted out of the encoder one-by-one. The values of c 2t-29 ...,
 
00
remain unchanged because the contents of Q are set to zero when the upper
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As remarked in the introduction, the complexity of an RS encoder design.
	 `'l
results from the need to compute the products zgi (0 S i S 2t-2). These
comp•itations can be performed in several ways. The Berlekamp algorithm for a
bit-serial multiplier has the features needed to create a good pipeline
architecture for VLSI implementation. In this report, Berlekam p's method is
applied to the design of a (255, 223) RS-encoder, which can be im ,^Iemei:ted on
a single VLSI chip.
III. BERLEKAMP'S MULTIPLICATION ALGORITHM
In order to understand Berlekamp's multiplication algorithm, some mathe-
matical preliminaries are needed. Toward this end, the mathematical concepts
of the "trace" and a "complementary (or dual) basis" are introduced. For more
details and proofs see [8] and [9].
Definition 1: The "tra^e" of an element 0 belonging to GF(p m), the
Galois field of pm elements, is defined as follows:
m-1
Tr(p)
	
ppk
k=0
In particular, for p = 2,
7
m-1
Tr(p) _	 ^ p2 
k
k=U
The trace has the following properties, which will not be proven here:
(1) [Tr(p) ] p = p + pP + ... + pP m-1 = Tr(p), where p E GF(pm ). This
implies that Tr(p) E GF(p), i.e., the trace is in the ground field
GF(p).
(2) Tr(,i + r) = Tr(p) + Tr(r), where 3, r E GF(pm)
(3) Tr(ep) = cTr(p), where c E GF(p).
(4) Tr(1)
	
m(mod p).
Definition 2: A "basis" (µj ) in GF ( 9m) is a set of m linearly
independent elements in GF(OR).
Definition 3: Two bases ( µj ) and (Ak} are said to be "complementary" or
the "dual" of one another if
1, ifj=k
Tr (µj A k ) =
0, ifj#k
For convenience, the basis ( µj ) is sometimes called the original basis, and
the basis (Ak) is called its dual basis, even though the concept of duality is
symmetric.
8
i^
Lush: If a is a root of an irreducible polynomial (i.e., one that
cannot be factored) of degree a in GF ( pa), then (1, a, a2 ,..., k), is a basis
of GF ( pm ). The set (a k) ( 0 S k S a-1) is called a natural basis of GF(pm).
Theorem 1: Every basis has a unique dual basis.
The following corollaries are central to the workings of the Berlekamp
algorithm. Their proofs follow immediately from the above lemmas and theo-
rems.
.Corollary 1: Let ( lij } be a basis of GF(pm) and let (Ak) be its dual
basis. Then a field element z can be expressed in the dual basis {A k} by the
expansion
M-1
Z = E ZOk
k=0
where zk = Tr(zµk)•
Corollary 2: Let {µj } be a basis of GF(pm) and let (A k) be its dual
basis. The product w = zy of two field elements in GF(pm) can be expressed in
the dual basis by the expansion
W =	 Tr(zyµk)Ak .
k=0
These two corollaries provide a theoretical basis for the new RS-
encoder algorithm. In the following section, a detailed example is de-
veloped to illustrate how Berlekamp's new bit-serial multiplication al-
gorithm can be used to realize an RS-encoder rtrueture as presented in
Fig. 1.
IV. AN EXAMPLE OF THE BERLEKAMP MULTIPLICATION ALGORITHM
This section includes a summary of the exhibition of Berlekamp's
algorithm given in reference [9]. An even simpler example is worked here.
Consider a (15. 11) RS code over GF(2 4 ). For this code; m=4, n=15, t=2,
d=2t+1=5, and the number of information symbols is n-2t=11. Let a be a root
of the primitive irreducible polynomial f(x) = x4 + x + 1 over GF(2). Then a
satisfies the equation a 1 5 = 1. An element z in GF(24) is representable by 0
or aJ for some J, 0 j < 14. z can also be represented by a polynomial in a
over GF(2). This is the representation of GF(2 4) in the conventional basis
fi t a, a2 , (1 3 ). That is, z = u0 + u l a + u2a2 + U3 a3, where uk a GF(2) (i.e.
u  = 0 or 1) for 0 < k < 3.
10
_	 4
In Table 1, the first column contains the logarithm in base a of an
element in GF(24). The logarithm of the zero element is undefinable and is
denoted by an asterisk. Column 2 shows the 4-tuples of the coefficients of
the elements expressed as polynomials in a.
The trace of.' an element z in GF(2 4) is found by Def. 1 and the linear
property of the trace to be
Tr(z) = uOTr(1) + u 1 Tr(a) + u2Tr(a2 ) + u3Tr(a3).
Now Tr(1) = 4 (mod 2) = 0, Tr(a) = Tr(a 2 ) = a + a2 + a4 + a8 = 0 and Tr(a3)
a 3 + a6 + a9 + a12 = 1. This means that Tr(z) = u 3. The trace of the element
aJ in GF(24 ) is displayed in column 3 of Table 1.
Table 1. Representations of the elements of GF(2 4) as generated by a4 = a + 1.
a j ai
in conventional basis TR(aj) in the dual basis
a3a2a1a0 zOzlz2z3
• 0000 0 0000
0 0001 0 0001 = A 3
1 0010 0 0010 = A2
2 0100 0 0100 = X 1
3 1000 1 1001
4 0011 0 0011
11
Table 1. Representations of the elements of GF(2 4) as generated by a 4 = a+ 1.
(Continued)
a i a 
in conventional basis TR(ai) in the dual basis
a3 c.2 a1 aO zOz1 z2z3
5 0110 0 0110
6 1100 1 1101
7 1011 1 1010
8 0101 0 0101
9 1010 1 1011
10 0111 0 0111
11 1110 1 1111
12 1111 1 1110
13 1101 1 1100
14 1001 1 1000 = AO
By Def. 2 any set of four linearly independent elements can be used as a
basis for the field GF(2 4 ). To find the dual basis of the basis (1, a, a2,
a') in GF(24 ), let a field element z be expressed in the dual basis
{AO , Al, A 2 , A3). From Corollary 1 the coefficients of z are zk = Tr(zak ) (0
S k S 3). Thus z0
 = Tr(z), z 1 = Tr(za), z2 = Tr(za2 ) and z 3 = Tr(za3 ). Let z
= a i
 for some 0 S i S 14. A coefficient zk, relative to the dual basis (0 S k
S 3), of an element z can be obtained by cyclically shifting all but row one
of the trace column in Table 1 upward by k positions. These appropriately
t'
12
r
shifted oolumns of coefficients are shown in Table 1 in the last column. In
Table 1 the elements of the dual basis, a0, k•, A 2 , A39 are underlined.
In order to make the generator polynomial g(x) symmetric, b must satisfy
the equation 2b + d - 2 = 22 - 1, so b = 6 for this code. The Y in eq. (2)
can be any primitive element in GF(2 4). It will be shown in section IV that Y
can be chosen so as to optimize the encoding logic. In this example, let
Y = a, so that the code generator polynomial is given by
9	 4
g(x) _	 (x - aj ) 
_	 glxi	 (7)
J=6	 i=0
One may verify that go = 94 = 1, 91 = 9 3 = a3 and g2 = a.
Let gi
 be expressed in the original basis { 1, a, a2 , a3}. Let z, a field
element, be expressed in the dual basis, i.e., z = z OAO + z1 A 1 + z2A2
 + z3A3-
The products zgi
 (0 S i S 3) need to be computed in order to implement the
encoder shown in Fig. 1.
Since 93
 = 91 , it is only necessary to compute zgO , zg 1 , zg2. Let the
Products zgi , 0 S i S 2, be represented in the dual basis. By Corollary 2,
zgi can be expressed in the dual basis as
,M
13
14
z3 z3j
,v
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zgi =E Ti(k) (z) A k
	(8)
k=0
where Ti(k)(z) = Tr(zgi ak) is the k-th coefficient (or k-th bit) of zg i
 (for
0 S i S 2 and 0 S k S 3) .
The intent is to express Ti (k) recursively in terms of Ti (k- 1 ) for
1SkS3•
	
For k=O,
TOM (z)	 Tr(zg0) Tr(z 0 ) z0
T1 (0) (z) = Tr(zg1 ) = Tr(z 3 ) = z3 (9)
T2 (0) (z)	 Tr(zg2) Tr(z ) 21
where Tr(zaJ ) = Tr((zO JIO + z 1 a 1 + z2A2 + z3 x3 )a3 ) = zj for 0 S J S 3.	 Eq. (9)
can be expressed in matrix form as follows:
TOM (z) 1	 0	 0	 0 z0 z0
T1 (0)	 (z) = 0	 0	 0	 1 z1 M z1 (10)
T2 (0)	 (z) 0	 1	 0	 0 z2 z2
J
The matrix M is called the binary mapping matrix. Observe that T i ( k)(z) z
Tr((az)gi a k-1 ) = Ti(k-1)(az). Hence Ti (k) is obtained from T i (k
- 1) by
replacing z by y z az. Let az a y = yOAO + Y1Al + y2A2 + y3A3'
where ym = Tr(yam) z Tr(zam+1 ) for each m. Then Ti (k) is obtained from
Ti(k-1) by replacing z O by yO z Tr(za) a z 1 , z l by y 1 = Tr(za2 ) = z2 , z2 by Y2 =
Tr(za3 ) = z3 , and z3 by y3 = Tr(za4 ) z Tr(z(a+1)) z zO + z1.
Berlekamp's bit-serial multiplication algorithm may now be stated for
GF(24). The quantities zgi z Ti (0)AO + Ti (1) A l + Ti(2) A 2 + Ti (3) A 3'
(0 S 1 S 3) and z z zOAO + z 1 A l + z2A2 + z3A3 can be computed as follows:
(1) Compute TO (0) (z), Tl (0) (z) and T2 ( 0 )(z) by Eq. (10). Also
T3 (0)(z) = T1(0)(z).
(2) For k = 1, 2, 3, compute Ti (k) (z) (0 S 1 1 3) by
Ti (k) (z) z Ti'N-1)(y)
where y z az z yOAO + y1 A 1 + y2A2 + y3A3 with YO = z1,
Y4 = z2 , y2 z z 3 and y3 z zO + z 1 z Tf, and Tf = z O
 + zl which is
the feedback term of the algorithm.
The above example illustrates Berlekamp's bit-serial multiplication al-
gorithm. This algorithm requires shifting and XOR operations only.
Berlekamp'a dual basis RS-encoder is well-suited to a pipeline structure
which can be implemented in VLSI design. The same procedure extends similarly
to the design of a (255, 223) RS-encoder over GF(28).
15
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In this section, an architecture is developed for implementing a (255,
223) RS-encoder using Berlekamp's multiplication algorithm. The circuit makes
use of Berlekamp's bit-aerial multiplication algorithm as developed in the
previous sections and the Mead-Conway VLSI design approach [10]. This archi-
tecture can be realized quite readily on a single NMOS VLSI chip.
Let GF(28) be generated by a, where a is a root of the primitive
irreducible polynomial f(x) = x 8 + x7 + x2 + x + 1 over GF(2). The
conventional basis of this field is therefore (1, a, a 2 , a 3 , a4 , a5 , a6,
a7}. The representations of elements in this field in both the :onventional
basis and its dual basis are tabulated in Appendix A. Corollary 1 states that
the coefficients of a field element J can be obtained by zk = Tr(aJ+k)
(0 S k S 7), where J = z0AO + ... + z 7A7. From Table 2 in Appendix A, the
dual basis (A0 , A 1 , ...,11 7} of the conventional basis is the set 09 , a197,
a203 ' a202
,
 a201  x200 ' a199 9 a100)_
y , in eq. (2) can be chosen to minimize the number of ones in the binary
mapping matrix. Two binary matrices, one for the primitive element y a all
and the other for y = a, were computed. It was found that the binary sapping
matrix for y a all had a smaller number of 1'a. Hence this binary sapping
matrix was used in the design. For this case the generator polynomial g(x) of
the RS-encoder over GF(2 8) was given by
OR1GlNOR Q^
p(W PO	 r" 143	 32
SW a TT (x - a11j ) _ E Si xi
J012	 i:0
(11)
1
Table 2 lists the coefficients g i of g(x).
The binary mapping matrix for the coefficients of the generator poly-
nomial in eq. (11) is computed and shown in Ap pendix B. The feedback term Tf
in Berlskamp ' s algorithm is:
Tf = Tr(a 8z) = Tr ((a7 + a2 + a + 1) ) z	 = z0 + z 1 + z2 + z7 .	 (12)
Table 2. The code generator polynomial for the ( 255, 223) R3 code
143	 32
9(x) = TT (x- a11J ) : E gixi
j=112	 i=0
0	 1 0
1	 0249	 17 a 170
2	 a59	 18 a66
3	 a66	 19 a50
4	 a 4	 20 a213
17
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Table 2. The code generator polynomial for the (255, 223) HS code (Continued)
143
	
32
SW a Tf (x-a11j ) _ E gixi
j:112	 i=0
5 a43 21 a3
6 a126 22 a30
T a251 ^3 a97
8 a97 24 a251
9 00 25 a126
10 a3 26 a43
11 a213 2T a4
12 a50 28 a 66
13 a66 29 Q59
14 a170 30 a249
15 a5 31 1
16 a24 32
A diagram showing the input and output signals chip is shown in Fig. 2.; VDD
and GND are power pine. CLK is a clock signal, which in general is a periodic
square wave supplied by an external signal generator. The information symbols
are fed into the chip from the data-in pin, DIN, serially. This means that it
18
-4
f
takes eight clock times to read in each symbol. Similarly, the encoded RS
eodeword is transmitted out of the chip serially from the data-out pin, DOUT.
The control signal LM (Load Mode) is set to 1 (logic 1) when the information
symbols are loaded into the chip.
The DIN and LM signals are expected to be synchronized to the CLK signal,
while the internal operations of the circuit and output data signal are
synchronized to two non-overlapping clock signals 41 and ^ 2 that are ddrived
from CLK inside the chip. To save space, dynamic shift registers are used in
this design for memory. A logic diagram of a 1-bit dynamic register with
reset is shown in Fig. 3. The timing diagram of CLK, 01, 42, LM, DIN and DOUT
signals are shown in Fig. 4. The delay of DOUT with respect to DIN is due to
input and output buffering flip-flops.
Figure 5 shows the block diagram of the (255, 223) RS-encoder. The
circuit is divided into five units as follows:
(1) Product Unit: The Product Unit is used to compute T f , T31 , ..., To.
This circuit is realized by a Programable Logic Array (PLA) [9].
Since To = T 31 , T 1 z T30 1 ..., T 15 = T 17 , only
Tf, T311 ..., T 17 and T 1 6 are actually calculated in the PLA
TO, ..., T15 are connected directly to T311 .•., T179
19
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VDD
CLKRS
DIN	 ENCODER	 DOUT
LM	 CHIP
GND
Figure 2. Inputs and output for the RS encoder chip
02	 01
wmu RESET
Figure 3. Logic diagram of a 1-bit dynamic shift register with reset
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respectively. The implementation of the product unit PLA means that 	
f
it would be easy to reoonfigure the encoder to use a different
representation of CF(28).
(2) Remainder Unit: The Remainder Unit is used to store the ooeffi-
cients of the remainder during the division process. Each
Si
 (0 S i 130) is an 8-bit dynamic shift register with reset. The
addition in the circuit is a modulo 2 addition (Excluaive-OR
operation). While c 32 is being fed to the circuit, 031 is being
computed and then loaded into Si (0 S i S 30). The
030 , ..., co are transmitted out of the encoder serially.
(3) Quotient Unit: Q and R represent a T-bit shift register with reset
and an 8-bit shift register with reset and parallel load, respec-
tively. R and Q store the currently operating coefficient and the
next coefficient of the quotient polynomial, respectivley. A logic
diagram of register R is shown in Fig. 6. Each zi is loaded into Ri
every eight clock cycles. Immediately after all 223 information
aymbola have been fed into the circuit, the control signal SL
changes to a logical 0. Henceforth the contents of Q and R are set
to zero so that the check symbols in the Remainder Unit return their
current values.
(4) I/O Unit: This unit handles the input/output operations. Both F0
and F 1 are flip-flops. A pass transistor controlled by 01 is
inserted before F 1
 for the purpose of synchronization. The control
signal SL selects whether a bit of an information symbol or a check
symbol is to be transmitted.
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R 1 : A 1-BIT REGISTER WITH RESET
Figure 6. The R register
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START
	
01	 : 8 COUNTER	 LD
02
	
CLK	 TWO-PHASE CLOCK GENERATOR
A CIRCUIT TO
	 START
GENERATING
	
LM	 START AND SL	 SL
Figure T. The control unit
(5) Control Unit: The Control Unit generates the necessary control
signals. This unit is further divided into 3 portions, as shown in
Fig. 7. The two-phase clock generator circuit in [10] is used to
convert the externally supplied CLK clock signal into the two phase
clock needed for the operation of this chip. Fig. 8 shows a logic
diagram of the circuit for generating the control signals START and
SL. The control signal START resets all registers and the divide-
by-8 counter before the encoding process begins. The control signal
SL is simply a delayed version of LM. The control signal LD is
simply generated by a divide-by-8 counter and is used to load the
zi 's into the Ri' s in parallel.
.—M
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Figure 8. A logic diagram of the circuit for generating the control signals
START and SL.
Since a codeword contains 255 symbols, the computation of a complete
encoded codeword requires 255 "symbol cycles". A symbol cycle is the time
interval required for executing a complete cycle of Berlekamp's algorithm.
Since a symbol consists of 8 bits, a symbol cycle contains 8 "bit cycles". A
bit cycle is the time interval for executing one step in Berlekamp's algorithm.
In this design a bit cycle corresponds to one period of the clock.
The total number of clock cycles required to encode a single RS word is
therefore 255 x 8 = 2040. Although it is not known at this time what the
maximum clock speed for this chip will be, a conservative estimate would be 1
MHz. This would mean that data may be input to the chip at an average rate
(223/255) x 106 = 8T4 kbps. The delay through the chip would be about 2 ms.
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The layout design of this (255, 223) RS-encoder has been completed (See
Appendix C). Before the design of the layout each circuit was simulated on a
general-purpose computer by using SPICE (a transistor-level circuit simulation
program) [11]. The circuit requires about 3000 transistors, while a similar
design without VLSI requires more than 30 CMOS IC chips [6]. This RS-enooder
design will be fabricated and tested in the near future. Table 3 shows how
the encoder would be changed to implement other RS codes.
	 A
Table 3. Modifications to the encoder circuit needed to change a code
parameter
The value used
Parameter	 for the circuit	 New
to be changed
	 in Fig. 2
	 value	 Modifications
1. Generator	 Eq. (8)
	 g (x)	 The PLA of the Product
polynomial
	 Unit is reprogrammed.
2. The finite	 GF(28)	 GF(2m)
	
All 8-bit registers be-
field used
	 come m-bit registers, and
Q becomes an (m-1) bit
register. A divide-by-m
counter is used.
i
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Table 3. Modifications to the encoder circuit needed to change a code
parameter (Continued)
The value used
Parameter	 for the circuit	 New
to be changed	 in Fig. 2	 value	 Modifications
3. Error-Correcting	 16 t	 2t-2 shift registers are
Capability required in the Remainder
Unit.	 (The generator
polynomial is also
changed.)
4. Number of	 223 k	 No change is required,
Information since k is implicitly
Symbols contained in the control
signal LM.	 This may be
used to generate shortened
RS codes.
VI. CONCLUSIONS
This project has proven the feasibility of 8-bit Reed-Solomon encoder
implementation on a single chip. The obvious application of such a device is
as part of an on-board data encoding system for satellites and deep space-
craft. The savings in weight, size, and power over present encoders is
28
ievident. Also, the reduced number of circuit interconnects and the absence of
discrete components should make the VLSI unit more reliable.
Two problems arise, however, when one considers using this encoder as
flight hardware. The first is that this encoder is designed for implements-
tion in NMOS and so will probably not most radiation-hardness requirements.
The decision to design for NMOS was made on the basis of low cost and low risk
for this experimental first chip. There would be no problem in redesigning
the encoder for implementation in other VLSI technologies if the need arises.
The second problem is that the encoder, as presently designed, does not
do symbol interleaving. Interleaving is particularly useful when data are to
be transmitted over bursty channels (such as the Viterbi channel 131). There
are three solutions to this problem.
First, an external interleaver may be added. The use of VLSI random
access memories would keep the total chip count down to the point where the
interleaved RS encoder would still be smaller than the present encoders.
Second, several RS encoder chips could be used in parallel to achieve
interleaving. Since standard RS interleaving depths are less than or equal to
five [2], at most five encoder chips would be needed, plus a very simple time
sharing logic.
Third, the encoder chip may be redesigned so as to perform the interleav-
ing operation internally. Presently, the chip design consists of about 3,000
i
.A
29 ,,
transistors - a modest amount for current VLSI technology. If interleaving to
a depth of five were added, then the count would go up to around 13,000
transistors. This is because the remainder unit, which contains the storage
registers, is about 80% of the chip by area. Even this number of transistors
is considered only medium density for VLSI. It would also be a simple manner
to make the interleaving depth programmable between one and five by adding
three I/O connections to the chip to allow for the appropriate signals.
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Appendix A. Table of Elements of GF(28)
This appendix lists all 256 elements an GF(28). These field ,elements are
expressed in both the 4onventional basis (1, a, a 2 , ..., a7) and its dual
basis, (A O ,A1 , ..., A 7 ). The elements of the dual basis are indicated by
underlines.
Table Al. Representative of the elements of GF(28)
a J ai ai ai
CONVENTIONAL TR(a j )	 DUAL IN CONVENTIONAL
	
T'(a j ) IN DUAL
BASIS BASIS BASIS BASIS
A
• 00000000 0 00000000 18 00111011 0 01110010
0 00000001 0 01111111 19 01110110 1 11100100
1 00000010 1 11111111 20 11101100 1 11001001
2 00000100 1 11111110 21 01011111 1 10010011
3 00001000 1 11111101 22 10111110 0 00100110
4 00010000 1 11111010 23 11111011 0 01001101
5 00100000 1 11110101 24 01110001 1 10011010
6 01000000 1 11104010 25 11100010 0 00110101
7 10000000 1 11010101 26 01000011 0 01101010
8 10000111 1 10101011 27 10000110 1 11010100
9 10001001 0 01010111 28 10001011 1 10101000
10 10010101 1 10101110 29 10010001 0 01010000
11 10101101 0 01011100 30 10100101 1 10100001
A
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Table Al. Repreanntative of the elements of OF(2 8 ) (Continued)
aja j ai aj
CONVENTIONAL TR(a j ) DUAL IN CONVENTIONAL TR(n i ) IN DUAL
BASIS BAZIS BASIS BASIS
12 0100001111011101 1 10111001 31 11001101 0
'	 13 00111101 0 01110011 32 00011101 1 10000110
14 01111010 1 11100111 33 00111010 0 00001101
15 11110100 1 11001110 34 01110100 0 00011011
16 01101111 1 10011100 35 11101000 0 00110111
17 11011/10 0 00111001 36 01010111 0 01101110
37 10101110 1 11011100 60 11111110 1 11001100
38 11011011 1 10111000 61 01111011 1 10011000
39 00110001 0 01110000 62 11110110 0 00110001
40 01100010 1 11100000 63 01101011 0 01100010
41 11000100 1 11000001 64 11010110 1 11000100
42 00001111 1 10000011 65 00101011 1 10001000
43 00011110 0 00000110 66 010i0110 0 00010001
44 00111100 0 00001100 67 10101100 0 00100011
45 01111000 0 00011000 68 11011111 0 01000110
46 11110000 0 00110000 69 00111001 1 10001101
47 01100111 0 01100001 "0 01110010 0 00011010
48 11001110 1 1000011 71 11100100 0 00110100
49 00011011 1 10000111 72 01001111 0 01101001
50 00110110 G 00001110 73 10011110 1 11010011
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Table Al. Representative of the elements of GF(28 ) ( Continued)
a i ai ai aj
CON>ENTIONAL TR(a j )	 DUAL IN CONVENTIONAL	 TR(a j ) IN DUAL
BASIS BASIS BASIS BASIS
51 01101100 0 00011100 74 10111011 1 101c0111
52 11011000 0 00111000 75 11110001 0 01001111
53 00110111 0 01110001 76 01100101 1 10011110
54 01101110 1 11100011 77 11001010 0 00111101
55 11011100 1 11000110 78 00010011 0 01111010
56 00111111 1 10001100 79 00100110 1 11110100
57 01111110 0 00011001 80 01001100 1 11101001
58 11111100 0 00110011 81 10011000 1 11010010
59 01111111 0 01100110 82 10110111 1 10100/00
83 11101001 0 01001090 106 00000111 0 01111110
84 01010101 1 10010001 107 00001110 1 111111ca
85 10101010 0 00100010 108 00011100 1 11111001
86 11010011 0 01000101 109 00111000 1 14110010 
87 00100001 1 10001010 110 01110000 1 11100101
88 01000010 0 00010101 111 11100000 1 11001010
89 10000100 0 00101011 112 01000111 1 10010100
90 10001111 0 01010110 113 10001110 0 00101001
91 10011001 1 10101101 114 10011011 0 01010010
92 10110101 0 01011011 115 10110001 1 10100101
93 11101101 1 10110110 116 11100101 0 01001011
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rTable Al. Representative of the elements of GF(28 ) ( Cont!.nued)
i
'	 l
4
a^ ai ai CL J
CONVENTIONAL TR(a j ) ')UAL IN CONVENTIONAL TR(a j ) IN DUAL
BASIS BASIS BASIS BASIS
04 01011101 0 01101100 117 01001101 1 10010110
95 10111010 1 11011000 118 10011010 0 00101101
96 11110011 1 10110000 119 10110011 0 01011010
97 01100001 0 01100000 120 11100001 1 10110101
98 11000010 1 11000000 121 01000101 0 01101011
99 00000011 1 10000000AO 122 10001010 1 11010111
100 X0000110 0 00000001A7 123 10010011 1 10101111
101 00001100 0 00000011 124 10100001 0 01011111
102 00011000 0 00000111 125 11000101 1 10111110
103 00110000 0 00001111 126 00001101 0 01111100
104 01100000 0 00011111 127 00011010 1 11111000
105 11000000 0 00111111 128 00110100 1 11110001
129 01101000 1 11100010 152 01011001 1 10010010
130 11010000 1 1100010, 153 10110010 0 00100101
131 00100111 1 10001011 154 11100011 0 01001010
132 01001110 0 00010110 155 01000001 1 10070101
133 10011100 0 00101100 156 10000010 0 00101010
134 10111111 0 01011001 157 10000011 0 01010101
135 11111001 1 10110010 158 10000001 1 10101010
136 01110101 0 01100100 159 10000101 0 01010100
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Table Al. Representative of the elements of GF(2 8 ) (Continued)
ai	 aj
	
a^	 a^
	
CONVENTIONAL TR(a j ) DUAL	 IN CONVENTIONAL TR((i J )	 IN DUAL
BASIS	 BASIS
	
BASIS	 BASIS
a;IM
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
175
176
177
178
179
1
0
1
0
1
0
0
1
1
0
0
1
0
1
1
1
0
0
0
0
11101010
01010011
10100110
11001011
00010001
00100010
01000100
10001000
10010111
10101001
11010101
00101101
01011010
10110100
11101111
10101111
11011001
00110101
01101010
11010100
1	 11001000
1	 10010000
0	 00100001
0	 01000010
1	 10000101
0	 00001010
0	 00010100
0	 00101000
0	 01010001
1	 10100010
0	 01000100
1	 10001001
0	 00010010
0	 00100100
0	 01001001
1	 10100011
0	 01000111
1	 10001110
0	 00011101
0	 00111011
160 10001101
161 10011101
162 10111101
163 11111101
164 01111101
165 11111010
166 01110011
167 11100110
168 01001011
169 10010110
170 10101011
171 11010001
172 00100101
173 01001010
174 10010100
198 00000101
199 00001010
200 0001010n
201 00101000
202 01010000
10101001
01010011
10100110
01001100
10011001
00110010
01100101
11001011
10010111
0001110
01011101
10111010
01110100
11101000
11010001
10000001
00000010X6
00000100A5
uvvivvuun3
z
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Table Al. Representative of the elements of GF ( 28 ) (Continued)
a i ai ai ai
CONVENTIONAL Ma i )	 DUAL IN CONVENTIONAL
	 TR(a j ) IN DUAL
BASIS BASIS BASIS BASIS
180 00101111 0 01110110 203 10100000 0 0010000OX2
-	 181 01011110 1 11101100 204 11000111 0 01000001
182 10111100 1 11011001 205 00001001 1 10000010
183 11111111 1 10110011 206 00010010 0 00000101
184 01111001 0 01100111 207 00100100 0 00001011
185 11110010 1 11004.111 208 01001000 0 00010111
186 01100011 1 10011111 209 10010000 0 00101111
187 11000110 0 00111110 210 10100111 0 01011110
188 00001011 0 01111101 211 11001001 1 10111101
189 00010110 1 11111011 212 00010101 0 01111011
190 00101100 1 11110110 213 00101010 1 11110111
191 01011000 1 11101101 214 01010100 1 11101110
192 10110000 1 11011010 215 10101000 1 11011101
193 11100111 1 10110100 216 11010111 1 10111011
194 01001001 0 01101000 217 00101001 0 01110111
195 10010010 1 11010000 218 01010010 1 '.1101111
196 10100011 1 10100000 219 10100100 1 11011110
197 11000001 0 01000000A1 220 11001111 1 10111100
221 00011001 0 01111000 238 01101101 0 01100011
222 00110010 1 11110000 239 11011010 1 11000111
37 ^rt
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Table Al. Representative of the eleaents of GF(2 8 ) (Continued)
K
aJ	 a 
	
aj	 a 
	
CONVENTIONAL TR(a j ) DUAL
	
IN CONVENTIONAL TRO) IN DUAL
BASIS	 BASIS
	
BASIS	 BASIS
223 01100100
224 11001000
225 00010111
226 00101110
227 01011100
228 10111000
229 11110111
230 01101001
231 11010010
232 00100011
233 01000110
234 10001100
235 10011111
236 10111001
237 11110101
1	 11100001 240 00110011 1 10001111
1	 11000010 241 01100110 0 OOOS1110
1	 10000100 242 11001100 0 0011?100
0	 00001001 243 00011111 0 01111001
0	 00010011 244 00111110 11110011
0	 00100111 245 01111100 1 11100110
0	 01001110 246 11111000 1 11001101
1	 10011101 247 01110111 1 10011011
0	 00111010 248 11101110 0 00110110
0	 0111010/ 249 01011011 0 01101101
1	 111010?1 250 10110110 1 11011011
1	 11010110 251 11101011 1 10110111
1	 10101100 252 0101OC31 0 01101411
0	 01011000 253 10100010 1 11011111
1	 10110001 254 11000011 1 1011111
_: r
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..	 a
TO
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
I
1 0 0 0 0 0 0 0 ZO
1 1 0 1 1 0 1 0 Z1
1 1 1 1 1 1 1 0 Z2
0 1 1 0 1 0 1 0 Z3
0 0 0 0 1 0 0 0 Z4
0 1 1 1 1 0 0 0 Z5
1 0 1 1 0 0 0 0 Z6
1 1 0 1 0 1 1 1 Z7
1 0 0 0 0 1 1 0
1 0 1 0 0 1 0 1
0 0 0 1 0 0 0 0
0 1 0 1 0 1 0 0
0 1 1 0 1 1 0 0
0 1 1 0 1 0 1 0
1 1 0 1 0 1 0 1
0 0 0 0 0 1 0 0
1 0 0 0 1 1 1 0
Appendix B: The Binary Mapping Matrix for the (255, 223) RS Encoder
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The binary mapping matrix for y= 411 of the (255, 223) RS-encoder is
given by the following:
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The figures in this appendix show the actual layout for the (255, 223)
RS encoder chip. The total layout is shown in Figure C1. Figures C-2 3
through C-5 show the polysilicon, metal, diffusion, and contact layers for
the chip.
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Figure C1. Total layout of the (255, 223) RS-encoder chip
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.. .. .. .. .. .. .. .. .. .. .. .. .. .. .. .. .. .. .. .. .. .. .. ..
	 .. .. .. .. .. .. .. ..
1,' 1, • 1, • 1,' 1, • 1, • 1, • 1, •
 t, • 1, •
 1, • 1,' 1, • 1, •
 1, • 1, • 1, • 1, • 1.' 1,' 1,' 1,' 1,' 1, • 1, • 1,' 1, • 1,' 1,' t, • 1, • 1,••
.. ..	 .. .. .. .. .. .. .. ..
	 .. .. .. .. .. .. .. .. .. ..
	 ..	 .. .. ..	 .. .. ..	 .. .. ..	 ..	 ..
1, 1, 1, 1, 1, 1, 1, t. 1, 1, 1, 1, 1, 1, 1, 1. 1, 1. 1, 1, 1, 1. 1, 1, 1, 1, 1, 1, 1, 1, 1, • 1,
.' 1, • 1, •
 1, • 1, •
 1.' 1.' 1. • 1,' /.' 1. • 1-' 1, •
 1,' 1. • 1, • 1,' 1, • 1, • 1. • 1, • 1, • 1.' 1,' 1, • 1, • 1, • 1, •
 1. • 1. • 1, • 1,••
. 1 ^ •1 ^ .1 ^ .1 ^ .1 ^ .1 ^ ••1:••1: ^ •t:..1 ^ .•1:••1 ^ ..1:..1 ^ .•1 ^ ..1 ^ ..1 ^ ..1:•.1 ^ ..1 ^ .•1 ^ ..1 ^ ••1 ^ ••1:,.1 :..1 :..1 ^ ..1 ^../^••1=•.1=..1='.
Figure C5. Contact layout of the (255,223) RS-encoder chip
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